Материал из РадиоВики - энциклопедии радио и электроники
Перейти к: навигация, поиск
Ссылка на страницу индекса

a FEATURES Guaranteed 16-Bit Monotonicity Monolithic BiMOS II Construction ؎0.01% Typical Nonlinearity 8- and 16-Bit Bus Compatibility 3 ␮s Settling to 16 Bits Low Drift Low Power Low Noise

16-Bit Monotonic Voltage Output D/A Converter AD569 FUNCTIONAL BLOCK DIAGRAM

APPLICATIONS Robotics Closed-Loop Positioning High-Resolution ADCs Microprocessor-Based Process Control MIL-STD-883 Compliant Versions Available


The AD569 is a monolithic 16-bit digital-to-analog converter (DAC) manufactured in Analog Devices’ BiMOS II process. BiMOS II allows the fabrication of low power CMOS logic functions on the same chip as high precision bipolar linear circuitry. The AD569 chip includes two resistor strings, selector switches decoding logic, buffer amplifiers, and double-buffered input latches.


The AD569’s voltage-segmented architecture insures 16-bit monotonicity over time and temperature. Integral nonlinearity is maintained at ± 0.01%, while differential nonlinearity is ± 0.0004%. The on-chip, high-speed buffer amplifiers provide a voltage output settling time of 3 µs to within ± 0.001% for a full-scale step.

1. Monotonicity to 16 bits is insured by the AD569’s voltagesegmented architecture.

The reference input voltage which determines the output range can be either unipolar or bipolar. Nominal reference range is ± 5 V and separate reference force and sense connections are provided for high accuracy applications. The AD569 can operate with an ac reference in multiplying applications.

4. The on-chip output buffer amplifier can supply ± 5 V into a 1 kΩ load, and can drive capacitive loads of up to 1000 pF.

Data may be loaded into the AD569’s input latches from 8- and 16-bit buses. The double-buffered structure simplifies 8-bit bus interfacing and allows multiple DACs to be loaded asynchronously and updated simultaneously. Four TTL/LSTTL/5 V CMOS-compatible signals control the latches: CS, LBE, HBE, and LDAC

2. The output range is ratiometric to an external reference or ac signal. Gain error and gain drift of the AD569 are negligible. 3. The AD569’s versatile data input structure allows loading from 8- and 16-bit buses.

5. Kelvin connections to the reference inputs preserve the gain and offset accuracy of the transfer function in the presence of wiring resistances and ground currents. 6. The AD569 is available in versions compliant with MIL-STD883. Refer to the Analog Devices Military Products Databook or current AD569/883B data sheet for detailed specifications.

The AD569 is available in five grades: J and K versions are specified from 0°C to +70°C and are packaged in a 28-pin plastic DIP and 28-pin PLCC package; AD and BD versions are specified from –25°C to +85°C and are packaged in a 28-pin ceramic DIP. The SD version, also in a 28-pin ceramic DIP, is specified from –55°C to +125°C. REV. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

1 2 3 4 5 6 7 8 9 10 11 12
Перейти на страницу

Исходный файл(2550 × 3300 пикселей, размер файла: 469 КБ, MIME-тип: application/pdf, 12 страниц)

Importing file

История файла

Нажмите на дату/время, чтобы просмотреть, как тогда выглядел файл.

текущий15:48, 19 мая 2014Миниатюра для версии от 15:48, 19 мая 20142550 × 3300, 12 страниц (469 КБ)Maintenance script (обсуждение)Importing file
  • Вы не можете перезаписать этот файл.

Нет страниц, ссылающихся на данный файл.