Ссылка на страницу индекса

AD607 The IF’s small-signal bandwidth is approximately 45 MHz from IFHI and IFLO through IFOP. The peak output at IFOP is ± 560 mV at VP = 3 V and ± 400 mV at the minimum VP of 2.7 V. This allows some headroom at the demodulator inputs (pin DMIP), which accept a maximum input of ± 150 mV for IFs > 3 MHz and ± 75 mV for IFs ≤ 3 MHz (at IFs ≤ 3 MHz, the drive to the demodulators must be reduced to avoid saturating the output amplifiers with higher order mixing products that are no longer removed by the onboard low-pass filters). If the internal AGC detector is used, the IF output will be at an amplitude of VP/10, that is, ± 300 mV for VP = 3 V. This ± 300 mV level requires the insertion of 6 dB of post-IF filter loss between IFOP and DMIP to avoid overloading the demodulators; often, a simple RC low-pass filter with its corner frequency at the IF will suffice. Since there is no band-limiting in the IF strip, the outputreferred noise can be quite high; in a typical application and at a gain of 75 dB it is about 100 mV rms, making post-IF filtering desirable. IFOP may be also used as an IF output for driving an A/D converter, external demodulator, or external AGC detector. Figure 37 shows methods of matching the optional second IF filter. VPOS

AD607 2RT



The gain control scaling is proportional to the reference voltage applied to the pin GREF. When this pin is tied to the midpoint of the supply (VMID), the scale is nominally 20 mV/dB (50 dB/ V) for VP = 3 V. Under these conditions, the lower 80 dB of gain range (mixer plus IF) corresponds to a control voltage of 0.4 V ≤ VG ≤ 2.0 V. The final centering of this 1.6 V range depends on the insertion losses of the IF filters used. More generally, the gain scaling using these connections is VP/150 (volts per dB), so becomes 33.3 mV/dB (30 dB/V) using a 5 V supply, with a proportional change in the AGC range, to 0.33 V ≤ VG ≤ 3 V, Table II lists gain control voltages and scale factors for power supply voltages from 2.7 V to 5.5 V. Alternatively, pin GREF can be tied to an external voltage reference, VR, provided, for example, by an AD1582 (2.5 V) or AD1580 (1.21 V) voltage reference, to provide supplyindependent gain scaling of VR/75 (volts per dB). When using the Analog Devices’ AD7013 and AD7015 baseband converters, the external reference may also be provided by the reference output of the baseband converter (Figure 38). For example, the AD7015 baseband converter provides a VR of 1.23 V; when connected to GREF the gain scaling is 16.4 mV/dB (60 dB/V). An auxiliary DAC in the AD7015 can be used to generate the MGC voltage. Since it uses the same reference voltage, the numerical input to this DAC provides an accurate RSSI value in digital form, no longer requiring the reference voltage to have high absolute accuracy.


AD7013 OR AD7015







a. Biasing DMIP from Power Supply (Assumes BPF AC Coupled Internally)









Figure 38. Interfacing the AD607 to the AD7013 or AD7015 Baseband Converters I/Q Demodulators


b. Biasing DMIP from VMID (Assumes BPF AC Coupled Internally) Figure 37. Input and Output Matching of the Optional Second IF Filter Gain Scaling and RSSI

The AD607’s overall gain, expressed in decibels, is linear-in-dB with respect to the AGC voltage VG at pin GAIN/RSSI. The gain of all sections is maximum when VG is zero, and reduces progressively up to VG = 2.2 V (for VP = 3 V; in general, up to a limit VP – 0.8 V). The gain of all stages changes in parallel. The AD607 features temperature-compensation of the gain scaling. Note that GAIN/RSSI pin is either an MGC input, when the gain is controlled by some external means, or an RSSI output, when the internal AGC detector is used.

REV. 0



Both demodulators (I and Q) receive their inputs at pin DMIP. Internally, this single-sided input is actually differential; the noninverting input is referenced to pin VMID. Each demodulator comprises a full-wave synchronous detector followed by a 2 MHz, two-pole low-pass filter, producing single-sided outputs at pins IOUT and QOT. Using the I and Q demodulators for IFs above 12 MHz is precluded by the 400 kHz to 12 MHz response of the PLL used in the demodulator section. Pin DMIP requires an external bias source at VP/2; Figure 39 shows suggested methods. Outputs IOUT and QOUT are centered at VP/2 and can swing up to ± 1.23 V even at the low supply voltage of 2.7 V. They can therefore directly drive the RX ADCs in the AD7015 baseband converter, which require an amplitude of 1.23 V to fully load them when driven by a single-sided signal. The conversion gain of the I and Q demodulators is 18 dB (X8), requiring a maximum input amplitude at DMIP of ± 150 mV for IFs > 3 MHz.


1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Перейти на страницу

Исходный файл(2550 × 3300 пикселей, размер файла: 511 КБ, MIME-тип: application/pdf, 24 страницы)

Importing file

История файла

Нажмите на дату/время, чтобы просмотреть, как тогда выглядел файл.

текущий16:48, 19 мая 2014Миниатюра для версии от 16:48, 19 мая 20142550 × 3300, 24 страницы (511 КБ)Maintenance script (обсуждение)Importing file
  • Вы не можете перезаписать этот файл.

Нет страниц, ссылающихся на данный файл.